

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/758,432	01/14/2004	Atousa Soroushi	VP077	5658
20178 75	590 03/27/2006		EXAM	INER
EPSON RESEARCH AND DEVELOPMENT INC			YU, JAE UN	
INTELLECTUAL PROPERTY DEPT 150 RIVER OAKS PARKWAY, SUITE 225			ART UNIT	PAPER NUMBER
	SAN JOSE, CA 95134			
			DATE MAILED: 02/27/2004	,

Please find below and/or attached an Office communication concerning this application or proceeding.

		$\epsilon$					
	Application No.	Applicant(s)					
	10/758,432	SOROUSHI, ATOUSA					
Office Action Summary	Examiner	Art Unit					
•	Jae U. Yu	2185					
The MAILING DATE of this communication of the Period for Reply	appears on the cover sheet w	ith the correspondence address					
A SHORTENED STATUTORY PERIOD FOR REL WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory per  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 1.1.136(a). In no event, however, may a iod will apply and will expire SIX (6) MO atute, cause the application to become A	CATION. reply be timely filed  NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 14	4 January 2004.						
2a) This action is <b>FINAL</b> . 2b) ⊠ T	·						
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.I	D. 11, 453 O.G. 213.					
Disposition of Claims							
4) Claim(s) 1-20 is/are pending in the application	☑ Claim(s) <u>1-20</u> is/are pending in the application.						
4a) Of the above claim(s) is/are without	4a) Of the above claim(s) is/are withdrawn from consideration.						
) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-20</u> is/are rejected.							
7) Claim(s) is/are objected to.	-1/						
8) Claim(s) are subject to restriction an	d/or election requirement.						
Application Papers							
9)⊠ The specification is objected to by the Exam	iner.						
10)⊠ The drawing(s) filed on <u>14 January 2004</u> is/a							
Applicant may not request that any objection to							
Replacement drawing sheet(s) including the corn 11) The oath or declaration is objected to by the							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:	ign priority under 35 U.S.C.	§ 119(a)-(d) or (f).					
	~_ · · · · · · · · · · · · · · · · · · ·						
2. Certified copies of the priority docume							
3. Copies of the certified copies of the p	•	n received in this National Stage					
application from the International Bur  * See the attached detailed Office action for a	•	t received					
dee the attached detailed office detail for a	not of the defined depice he	. 10001100					
Attachment(s)	л <b>.</b>	Surrange (DTO 442)					
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> </ol>	Paper No	Summary (PTO-413) (s)/Mail Date					
<ol> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ Paper No(s)/Mail Date <u>1/14/2004</u>.</li> </ol>		Informal Patent Application (PTO-152)					

#### **DETAILED ACTION**

The instant application having Application No. 10/758432 has a total of 20 claims pending in the application, there are 3 independent claims and 17 dependent claims, all of which are ready for examination by the examiner.

### Information Disclosure Statement

As required by M.P.E.P. 609 (C), the applicant's submission of the Information Disclosure Statement dated 1/14/2004 is acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by M.P.E.P. 609 C(2), a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

### Specification

The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. There is no mention of the "machine readable medium" in the specification. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o).

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2185

1. <u>Claims 1-20</u> are rejected under 35 U.S.C. 102(b) as being anticipated by Lewis et al. (US 5,913,231).

- 2. <u>Independent claims 1, 7, and 13</u> disclose a method [High Speed Memory Address Forwarding within the Same Page, Abstract], an apparatus ["Processor", Column 5, Line 10] and a machine readable medium embodying a program instructions [Computer-readable Medium Storing Software, Column 5, Lines 7-11] for high speed addressing of memory locations within the same page.
- "(a) transmitting a first part of the address of a second selected location ["Providing a portion of a second address for a second data request", Column 1, Lines 43-35] in the memory space"
- "(b) determining whether at least a second part of the address of said second selected location corresponding to the second part of the address of the first selected location ["Page Address from the First Address", Column 3, Lines 18-20] is the same as the second part of the address of the first selected location" Lewis et al. disclose, "determining if the first and second addresses are located on a common page" 304 in Figure 4, wherein the page address from the first address and the page address from the second address are compared.

Application/Control Number: 10/758,432

Page 4

Art Unit: 2185

"(c) determining the address for said second selected location without transmitting said second part of the address of said second selected location by joining the second part of the address of the first selected location with said first part of the address of said second location ["Combines the cache line address of the currently requested address ("First part of the address of said second location" from the claim) with the previous page address ("Second part of the address of the first selected location" from the claim), Column 4, Lines 16-20] on the condition that said second part of the address of said second selected location is the same as the said second part of the address of the first selected location as determined in step (b)." Lewis et al. disclose, "determining if the first and second addresses are located on a common page" 304 in Figure 4, wherein the page address from the first address and the page address from the second address are compared.

- 3. <u>Claims 2, 8, and 14</u> disclose, "storing the second part of the address of the first selected location in a register in the memory [The address of the first selected location is stored in a latch, Column 3, Lines 26-29]".
- 4. <u>Claims 3, 9, and 15</u> disclose, "providing an Address Enable signal that is active during at least part of step (a) ["Previous Address Valid" signal active during period 0-6, Figure 6B], wherein step (b) includes determining whether said Address Enable signal is inactive [Element 414 & 416, Figure 5]".

Art Unit: 2185

5. <u>Claims 4-6, 10-12, and 16-18</u> disclose, "said first and second parts of the address of the first and said second selected location are of equal size [Any memory page size and cache line size for the first and the second location can be applied, Column 5, Lines 11-13]".

6. <u>Claims 19 and 20</u> disclose, "said first and second parts of the address of the first and second selected locations are each 8 bits [Any memory page size and cache line size for the first and the second location can be applied, Column 5, Lines 11-13]".

### Relevant Art Cited by the Examiner

The following prior art made of record and not relied upon is cited to establish the level of skill in the applicant's art and those arts considered reasonably pertinent to applicant's disclosure. See MPEP 707.05 (c).

The following reference teaches joining parts of addresses to reduce accesses over a PCI bus.

U.S. PATENT NUMBER

**FIGURES** 

6,047,365

3 and 4

### Conclusion

A. Claims Rejected in the Application

Art Unit: 2185

Per the instant office action, claims 1-20 have received a first action on the merits and are subject of a first action non-final.

Art Unit: 2185

# B. <u>Direction of Future Correspondences</u>

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jae U. Yu whose telephone number is 571-272-1133. The examiner can normally be reached on M-F-9AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald A. Sparks can be reached on 571-272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

March 17, 2006

\*\*\*

Jae Un Yu Art Upit 2185

SUPERVISORY PATENT EXAMINER